
## Solutions - Quiz 4

(November 16th @ 3:30 pm)


## PROBLEM 1 (30 PTS)

Draw the state diagram (in ASM form) of the FSM whose VHDL description is listed below:



## PROBLEM 2 (40 PTS)

- Complete the timing diagram of the following FSM (represented in ASM form):



## PROBLEM 3 (30 PTS)

• Sequence detector: Draw the state diagram (any representation) of an FSM with input x and output z. The detector asserts z = 1 when the sequence 01101 is detected. Right after the sequence is detected, the circuit looks for a new sequence.

